

ML7661

13.56MHz wireless charging Tx LSI

1. Overview

ML7661 is a 13.56MHz wireless power transmission device. ML7661 realizes a wireless power supply system by combining with the power receiving device ML7660, and can output 1W for power transmission.

The ML7661 has a communication command generation function for communicating with the power receiving device ML7660, an external transistor control function for supplying 1W, a function for variably controlling the transmission amount to optimize the transmission power, and a function to detect abnormalities when the ML7660 is attached/detached or power is transmitted. All of these functions are included in the 40-pin WQFN package(6.0 mm square), and the ML7661 is the best LSI for wireless power supply of small devices. In addition, the operating voltage is 5V, and it can be driven from a USB power source such as a mobile battery. Furthermore, ML7661 is equipped with a host interface (SPI / I²C slave) function and a serial interface (SPI / I²C master, UART) function, and it is possible to update configuration data from an external MCU and control various sensors.

2. Features

- Charging control
 - Built-in 13.56MHz power transmission control circuit
 - 1W power transmission transistor control output
 - Abnormality detection by software and hardware control
- NFC communication control
 - Equipped with a command generation function for communication with ML7660
 - Communication speed: 212kbps, 424kbps
 - 2Kbyte data flash for storing user data
- Host interface
 - 1ch Serial interface (Slave), and selectable from SPI or I²C
 - Register function accessible from the host MCU
 - Built-in 512byte FIFO
- Serial interface
 - 1ch SPI interface(Master)
 - 1ch I²C interface(Master)
 - 1ch UART interface (2-wire, Full-duplex communication mode)
- General Port(PORT)
 - Input/Output×13ch
- Successive approximation type A/D converter (SA-ADC)
 - Resolution 10bit
- Reset
 - Reset by RESET_N port
 - Power on reset
 - Reset by WDT overflow



- Clock
 - Low speed clock
Built-in RC oscillation(32.768kHz)
 - High speed clock
Crystal oscillator (27.12MHz)
- Package
 - WQFN40pin(P-WQFN40-0606-0.50-63)
- CPU
 - 16-bit RISC CPU (CPU:nX-U16/100)
 - Built-in On-chip debug function
 - Minimum instruction execution time
 - ◇ 147.5ns (@6.78MHz system clock)

- Internal memory
 - Memory size

| Flash* | SRAM | Other RAM |
|-------------------|---------------------------------------|-------------------------------|
| Program: 32K byte | 6K byte (Work RAM) | 256 byte (For NFC) |
| Data: 2K byte | 1K byte (For debugger trace function) | 512 byte (For Host interface) |

*: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.
SuperFlash® is a registered trademark of Silicon Storage Technology, Inc.

- Interrupt controller (INTC)
 - 1 non-maskable interrupt source (Internal source: WDT)
 - 26 maskable interrupt sources (Internal source: 18, External source: 8)
 - Software interrupt(SWI): Max. 64 sources
 - Selectable edge and sampling for external interrupt and comparator
 - Four step interrupt levels
- Timer
 - 8bit×8ch (16-bit configuration is possible using 2ch)
 - Built-in Repeat mode, One shot mode is available
 - Timer start/stop function by software
- Watchdog timer(WDT)
 - Non-maskable interrupt and Reset
1st overflow: generate interrupt, 2nd overflow: generate reset or host notification
 - Free-run
 - Overflow period: 4 selectable(125ms, 500ms, 2s, 8s) at LSCLK=32.768kHz
 - Stop function


- I²C bus interface (I²C Master)
 - Normal mode (100kbit/s), Fast mode (400kbit/s) available

- SPI interface (SPI Master)
 - Selectable from MSB/LSB first
 - Selectable from 8-bit length or 16-bit length
 - Selectable clock phase and polarity


- UART
 - Full-duplex communication mode
 - Communication speed: 4800 to 115200bps
 - Programable interface (Data length, Parity and Stop bit can be selected)

- Power management
 - Clock division function
 - System clock supports 6.78MHz, 3.39MHz, 1.7MHz, 848kHz, 424kHz, 212kHz and 106kHz
 - Clock stop function
 - HALT mode to stop only CPU
 - HALT-H mode to stop CPU and high speed clock

3. Functional block structure



4. Pin assignment



*Solder the exposed pad onto the PCB

5. Pin description

5.1 Power GND reference voltage pins

| PIN No. | Pin name | In reset (*1) | I/O (*2) | Active Level | Description | Process in not use |
|---------|------------|---------------|----------|--------------|---|--------------------|
| 15 | VSS0 | — | — | — | Ground (VSS0 to VSS5 are connected inside the LSI, respectively) | — |
| 16 | VSS1 | | | | | |
| 29 | VSS3 | | | | | |
| 36 | VSS4 | | | | | |
| 12 | VSS5 | | | | | |
| 17 | VDD_IO | — | — | — | Logic IO voltage | — |
| 34 | LDO1V5 | H(A) | OA | — | Core 1.5V voltage output | — |
| 35 | LDO1V8 | H(A) | OA | — | ADC 1.8V voltage output | — |
| 31 | LDO1V8_OSC | H(A) | OA | — | 27.12MHz oscillator 1.8V voltage output | — |
| 40 | P_EXT | — | — | — | External Power supply (5V) | — |
| 26 | ISO_V | — | — | — | Logic IO voltage (for host communication) | — |
| 27 | VDD_TX_5V | — | — | — | Power supply for driver (5V) | — |

* Connect ISO_V to VDD_IO on the board

5.2 Analog signal pins

| PIN No. | Pin name | In reset (*1) | I/O (*2) | Supply power | Active Level | Description | Process in not use |
|---------|----------|---------------|----------|--------------|--------------|---------------------------------------|--------------------|
| 37 | RX0 | — | IA | — | — | RF Data receiving | — |
| 30 | G_NMOS | PD | OA | VDD_TX_5V | — | N transistor bias output for charging | — |
| 28 | NMOS0 | Z | OA | VDD_TX_5V | — | N transistor driver for charging | — |

5.3 Clock pins

| PIN No. | Pin name | In reset (*1) | I/O (*2) | Supply power | Active Level | Description | Process in not use |
|---------|----------|---------------|----------|--------------|--------------|--------------------------|--------------------|
| 32 | XI | I | I | LDO1V8_OSC | — | 27.12MHz oscillation pin | — |
| 33 | XO | O | O | LDO1V8_OSC | — | 27.12MHz oscillation pin | — |

5.4 Other Pins

| PIN No. | Pin name | In reset (*1) | I/O (*2) | Supply power | Active Level | Description | Process in not use |
|---------|----------------------|---------------|----------|--------------|--------------|---|--------------------|
| 5 | RESET_N | PU | I | VDD_IO | L | Reset input /For debugger | Open |
| 25 | P00 / SDA_S / SDI_S | Z | I/O | ISO_V | — | Input/Output port HostIF(I ² C slave) data input/output HostIF(SPI slave) data input | Open |
| 24 | P01 / SCL_S / SCLK_S | Z | I/O | ISO_V | — | Input/Output port HostIF(I ² C slave) clock input HostIF(SPI slave) clock input | Open |
| 7 | P02 / SCL_M | Z | I/O | ISO_V | — | Input/Output port I ² C master clock output | Open |
| 6 | P03 / SDA_M | Z | I/O | ISO_V | — | Input/Output port I ² C master data input/output | Open |
| 23 | P04 / INT_S | Z | I/O | ISO_V | — | Input/Output port HostIF INT output | Open |

| PIN No. | Pin name | In reset (*1) | I/O (*2) | Supply power | Active Level | Description | Process in not use |
|---------|--------------|---------------|--------------------|--------------|--------------|---|--------------------|
| 22 | P05 / SDO_S | Z | I/O | ISO_V | — | Input/Output port HostIF(SPI slave) data output | Open |
| 21 | P06 /SCS_S | Z | I/O | ISO_V | — | Input/Output port HostIF(SPI slave) select signal | Open |
| 11 | AIN0 | Z | I _A | VDD_IO | — | AD input 0 | Open |
| 13 | AIN1 | Z | I _A | VDD_IO | — | AD input 1 | Open |
| 39 | AIN2 | Z | I _A | P_EXT | — | AD input 2 | Open |
| 38 | AIN4 | Z | I _A | P_EXT | — | AD input 4 | Open |
| 1 | P10 / RXD | PU | I/O | VDD_IO | — | Input/Output port UART data input | Open |
| 20 | P11 / AIN6 | Z | I _{DA} /O | ISO_V | — | Input/Output port /AD input 6 | Open |
| 8 | P12 / SDI_M | Z | I/O | ISO_V | — | Input/Output port SPI master data input | Open |
| 19 | P13 / AIN7 | Z | I _{DA} /O | VDD_IO | — | Input/Output port /AD input 7 | Open |
| 10 | P14 / SCLK_M | Z | I/O | ISO_V | — | Input/Output port SPI master clock output | Open |
| 4 | P15 / TXD | Z | I/O | VDD_IO | — | Input/Output port UART data output | Open |
| 3 | P16 / AOUT | Z | I/O _{DA} | VDD_IO | — | Input/Output port Analog monitor output | Open |
| 9 | P17 / SDO_M | Z | I/O | ISO_V | — | Input/Output port SPI master data output | Open |
| 14 | MCSEL0 | PU | O | VDD_IO | — | Matching capacitor select signal | Open |

5.5 Test pins

| PIN No. | Pin name | In reset (*1) | I/O (*2) | Supply power | Active Level | Description | Process in not use |
|---------|----------|---------------|----------------|--------------|--------------|-----------------------------|--------------------|
| 2 | TEST0 | Z | I/O | VDD_IO | L | For debugger | Pull-Up |
| 18 | VPP | — | I _A | — | — | Power supply for Flash test | Open |

(*1) In reset state :

| | |
|-------------------------------------|--------------------------------|
| Pin state definition in reset state | L(O) : “L” level output |
| | H(O) : “H” level output |
| | L(A) : Analog “L” level output |
| | H(A) : Analog “H” level output |
| | PU : Pull-Up |
| | PD : Pull-Down |
| | Z : Floating state |

(*2) I/O : For I/O definition, using under abbreviation

| | |
|----------------|--|
| I/O definition | I _A : Analog input |
| | O _A : Analog output |
| | I : Digital input |
| | I/O : Bi-directional pin |
| | I _{DA} /O : Bi-directional pin, Input are digital and analog shared |
| | I/O _{DA} : Bi-directional pin, Output are digital and analog shared |
| | O : Digital output |

6. Electrical characteristics

6.1 Absolute maximum ratings

| Item | Symbol | Condition | Rating | Unit |
|--|------------|-----------------------|--------------------|------|
| Power voltage (Digital IO) | VDD_IO | Ta=25°C | -0.3 to +6.5 | V |
| | ISO_V | Ta=25°C | -0.3 to +6.5 | V |
| Regulator Input voltage | P_EXT | Ta=25°C | -0.3 to +6.5 | V |
| Power voltage (Power transmission) | VDD_TX_5V | Ta=25°C | -0.3 to +6.5 | V |
| Core power voltage / Crystal oscillator voltage | LDO1V5 | Ta=25°C | -0.3 to +2.0 | V |
| Analog power voltage | LDO1V8 | Ta=25°C | -0.3 to +6.5 | V |
| 27.12MHz oscillator power voltage | LDO1V8_OSC | Ta=25°C | -0.3 to +6.5 | V |
| Input voltage | VDIN | Ta=25°C, Digital port | -0.3 to VDD_IO+0.3 | V |
| | | Ta=25°C, RX0 | -0.3 to +6.5 | V |
| Input current | II | Ta=25°C, Digital port | -10 to +10 | mA |
| Output voltage | VDO | Ta=25°C, Digital port | -0.3 to VDD_IO+0.3 | V |
| Digital output current | IDO | Ta=25°C | -12 to +20 | mA |
| Power dissipation | PD | Ta=25°C | 1 | W |
| Storage temperature | Tstg | — | -55 to +150 | °C |

6.2 Recommended operating conditions

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|-------------------------------------|------------------------------------|---|---------------|-------|---------------|------|
| Operating voltage | VDD_IO | — | 1.8 | — | 5.5 | V |
| | ISO_V | Connect with VDD_IO on the board | 1.8 | — | 5.5 | V |
| | P_EXT | — | 4.5 | 5.0 | 5.5 | V |
| | VDD_TX_5V | — | 4.5 | 5.0 | 5.5 | V |
| Operating temperature | Ta1 | Communication | -40 | +25 | +85 | °C |
| | Ta2 | Charging | T.B.D. | +25 | T.B.D. | °C |
| Crystal oscillator frequency | f _{XTL} | | Typ -0.05% | 27.12 | Typ +0.05% | MHz |
| Crystal oscillator load capacitance | C _{DL} C _{GL} | NIHON DEMP KOGYO Co., Ltd. NX2016SA(CL=6pF) | Typ -1% | 8 | Typ +1% | pF |
| | C _{DL} C _{GL} | NIHON DEMP KOGYO Co., Ltd. NX2016SA(CL=8pF) | Typ -1% | 12 | Typ +1% | pF |
| | C _{DL} C _{GL} | KYOCERA Corporation CX1210SB(CL=6pF) | Typ -1% | 8 | Typ +1% | pF |
| | C _{DL} C _{GL} | KYOCERA Corporation CX2016DB(CL=8pF) | Typ -1% | 12 | Typ +1% | pF |
| | C _{DL} C _{GL} | TXC SMD SEAM SEALING XTAL 2.0 x 1.6(CL=8pF) | Typ -1% | 12 | Typ +1% | pF |
| LDO1V5 outside Capacitor | C _{LDO1V5} | — | Typ -10% | 2.2 | Typ +10% | μF |
| P_EXT outside Capacitor | C _{PEXT} | — | Typ -10% | 2.2 | Typ +10% | μF |
| LDO1V8 outside Capacitor | C _{LDO1V8} | — | Typ -10% | 0.47 | Typ +10% | μF |
| LDO1V8_OSC outside Capacitor | C _{LDO1V8OSC} | — | Typ -10% | 0.47 | Typ +10% | μF |
| VDD_IO outside Capacitor | C _{VDDIO} | — | Typ -10% | 0.1 | Typ +10% | μF |
| VDD_TX_5V outside Capacitor | C _{TX5V} | — | Typ -10% | 2.2 | Typ +10% | μF |
| AIN input voltage | V _{AIN} | AIN0,AIN6,AIN7 | 0 | — | 1.8 | V |

6.3 Flash memory operating conditions

| 項目 | 記号 | 条件 | 範囲 | 単位 |
|----------------------------------|------------------|------------------------------|------------|-------|
| Operating temperature (Ambience) | T _{OP} | write/erase | -20 to +60 | °C |
| Operating voltage | P_EXT | write/erase | 4.5 to 5.5 | V |
| Rewrite count | C _{EPD} | Program Flash | 100 | times |
| | | Data Flash | 10,000 | times |
| Erase unit | - | Sector erase (Program Flash) | 1 | KB |
| | | Sector erase (Data Flash) | 128 | B |
| Erase time (Maximum) | - | Sector erase | 50 | ms |
| Write unit | - | Program Flash | 4 bytes | - |
| | | Data Flash | 1 byte | - |

6.4 Power transmission characteristics

(VDD_IO=1.8 to 5.5V, VDD_TX_5V=4.5 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|------------------------|-----------------|-----------|------|-------|------|------|
| nmos0 output frequency | F _{TX} | - | - | 13.56 | - | MHz |

6.5 Oscillation characteristics

(VDD_IO=1.8 to 5.5V, P_EXT=4.5 to 5.5V, VSS=0V)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---|------------------|-----------|------|--------|------|------|
| Low speed embedded RC oscillator frequency *1 | f _{LCR} | - | -10% | 32.768 | +10% | kHz |

*1 : 1024 cycle average

6.6 SA-ADC characteristics

(VDD_IO=1.8 to 5.5V, P_EXT=4.5 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|----------------------------------|------------------|-------------------------|------|------|------|------|
| Resolution | n | - | - | 10 | - | bit |
| Integral non-linearity error | INL | LDO1V8=1.8V | -6 | - | +6 | LSB |
| Differential non-linearity error | DNL | LDO1V8=1.8V | -6 | - | +6 | LSB |
| Zero scale error | ZSE | - | -6 | - | +6 | LSB |
| Full scale error | FSE | - | -6 | - | +6 | LSB |
| Input impedance | RI | - | - | 6k | - | Ω |
| SA-ADC reference voltage | V _{REF} | LDO1V8=V _{REF} | - | 1.8 | - | V |

6.7 Reset characteristics

(VDD_IO=1.8 to 5.5V, P_EXT=4.5 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|--------------------------------------|-------------------|-----------|------|------|------|------|
| RESET_N pulse width | P _{RST} | — | 2 | — | — | ms |
| RESET_N noise removal Pulse width | P _{NRST} | — | — | — | 0.3 | μs |

6.8 DAC characteristics

(VDD_IO=1.8 to 5.5V, P_EXT=4.5 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---|-------------------|--------------------|------|------|------|------|
| Output voltage range | V _{DAC} | dac_level=0 to 511 | — | 4 | — | V |
| Output voltage step width | V _{STEP} | — | — | — | 10 | mV |
| Output voltage temperature characteristics | V _{temp} | Max-Min | — | — | 1 | dB |

6.9 AC characteristics (I²C Bus Interface)

● Standard Mode 100kHz


(VDD_IO=1.8 to 5.5V, P_EXT=4.5 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---|---------------------|-----------|------|-------------------------------|------|------|
| SCL_S clock frequency | f _{SCL} | — | — | — | 100 | kHz |
| SCL_S hold time (start/repeated start condition) | t _{HD:STA} | — | 4.0 | — | — | μs |
| SCL_S "L" level time | t _{LOW} | — | 4.7 | — | — | μs |
| SCL_S "H" level time | t _{HIGH} | — | 4.0 | — | — | μs |
| SCL_S setup time (repeated start condition) | t _{SU:STA} | — | 4.7 | — | — | μs |
| SDA_S hold time | t _{HD:DAT} | — | 0 | — | — | μs |
| SDA_S setup time | t _{SU:DAT} | — | 0.25 | — | — | μs |
| SDA_S setup time (P: Stop condition) | t _{SU:STO} | — | 4.0 | — </td <td>—</td> <td>μs</td> | — | μs |
| Bus free time | t _{BUF} | — | 4.7 | — | — | μs |

● Fast Mode 400kHz

(VDD_IO=1.8 to 5.5V, P_EXT=4.5 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---|---------------------|-----------|------|------|------|------|
| SCL_S clock frequency | f _{SCL} | — | — | — | 400 | kHz |
| SCL_S hold time (start/repeated start condition) | t _{HD:STA} | — | 0.6 | — | — | μs |
| SCL_S "L" level time | t _{LOW} | — | 1.3 | — | — | μs |
| SCL_S "H" level time | t _{HIGH} | — | 0.6 | — | — | μs |
| SCL_S setup time (repeated start condition) | t _{SU:STA} | — | 0.6 | — | — | μs |
| SDA_S hold time | t _{HD:DAT} | — | 0 | — | — | μs |
| SDA_S setup time | t _{SU:DAT} | — | 0.1 | — | — | μs |
| SDA_S setup time (P: Stop condition) | t _{SU:STO} | — | 0.6 | — | — | μs |
| Bus free time | t _{BUF} | — | 1.3 | — | — | μs |




If powering off this LSI, it disables communications of other devices on the I²C bus.

6.10 AC characteristics (Host Interface: SPI slave)

(VDD_IO/ISO_V=1.8 to 5.5V, P_EXT=2.0 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|--------------------------|--------|-----------|------|------|------|------|
| SCLK_S input cycle | tscyc | — | 500 | — | — | ns |
| SCLK_S input pulse width | tsw | — | 200 | — | — | ns |
| SCS_S setup time | tcs1 | — | 80 | — | — | ns |
| | tcs2 | — | 80 | — | — | ns |
| SCS_S hold time | tch1 | — | 80 | — | — | ns |
| | tch2 | — | 80 | — | — | ns |
| SCS_S input pulse width | tcw | — | 80 | — | — | ns |
| SDO_S output delay time | tSD | — | — | — | 240 | ns |
| SDI_S input setup time | tss | — | 80 | — | — | ns |
| SDI_S input hold time | tsh | — | 80 | — | — | ns |




6.11 AC characteristics (SPI master)

(VDD_IO/ISO_V=1.8 to 5.5V, P_EXT=2.0 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---------------------------|-------------------|-----------|---------------------------|---------------------------|---------------------------|------|
| SCLK_M output cycle | t _{scyc} | — | — | SCLK ^{*1} | — | s |
| SCLK_M output pulse width | t _{sw} | — | t _{scyc} x0.4 | t _{scyc} x0.5 | t _{scyc} x0.6 | s |
| SDO_M output delay time | t _{sd} | — | — | — | 100 | ns |
| SDI_M input setup time | t _{ss} | — | 100 | — | — | ns |
| SDI_M input hold time | t _{sh} | — | 60 | — | — | ns |

*1 : The Period of the internal clock selected by the interface register



6.12 IO characteristics

(Unless otherwise specified, VDD_IO=1.8 to 5.5V, P_EXT=4.5 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---|--------|---|-----------------|------|----------------|------|
| Output voltage 1 (P00-P07, P10-P17) | VOH1 | IOH=-1.0mA | VDD_IO -0.5 | - | - | V |
| | VOL1 | IOL=+0.5mA | - | - | 0.4 | V |
| Output voltage 2 (P00-P07, P10-P17) (LED mode selected) | VOL2 | 2.7V ≤ VDD_IO ≤ 5.5V IOL=+5.0mA | - | - | 0.6 | V |
| | | IOL=+2.0mA | - | - | 0.4 | V |
| Output voltage 3 (P00-P03) (I ² C mode selected) | VOL3 | IOL3= +3mA (I ² C spec) (VDD_IO ≥ 2V) | - | - | 0.4 | V |
| Output voltage 4 (P00-P03) (I ² C mode selected) | VOL4 | IOL4= +2mA (I ² C spec) (VDD_IO < 2V) | - | - | VDD_IO ×0.2 | V |
| Output leakage 1 (P00-P07, P10-P17) | IOOH1 | VOH=VDD_IO (at high impedance) | - | - | 1 | μA |
| | IOOL1 | VOL=VSS (at high impedance) | -1 | - | - | μA |
| Input current 1 (RESET_N, TEST1_N) | I IH1 | VIH1=VDD_IO | - | - | 1 | μA |
| | I IL1 | VIL1=VSS | -900 | -300 | -20 | μA |
| Input current 2 (TEST0) | I IH2 | VIH2=VDD_IO | - | - | 1 | μA |
| | I IL2 | VIL2=VSS | -200 | -15 | -1 | μA |
| Input current 3 (P00-P07, P10-P17) | I IH3 | VIH3=VDD_IO (In pull down) | 1 | 15 | 200 | μA |
| | I IL3 | VIL3=VSS (In pull down) | -200 | -15 | -1 | μA |
| | I IH3Z | VIH3=VDD_IO (at high impedance) | - | - | 1 | μA |
| | I IL3Z | VIL3=VSS (at high impedance) | -1 | - | - | μA |
| Input voltage 1 (RESET_N, TEST0, TEST1_N, P00-P07, P10-P17) | VIH1 | - | 0.75× VDD_IO | - | VDD_IO | V |
| | VIL1 | - | 0 | - | 0.3× VDD_IO | V |
| Input pin capacitance (RESET_N, TEST0, TEST1_N, P00-P07, P10-P17) | CIN | f=10kHz Vrms=50mV Ta=25°C | - | 10 | - | pF |

Typ. standard is at Ta=25°C, VDD_IO=3.0V

6.13 Current consumption


(VDD_IO=1.8 to 5.5V, P_EXT=4.5 to 5.5V, VSS=0V, Ta=-40 to +85°C)

| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|---------------------|--------|--|------|------|------|------|
| Current consumption | IDD1 | HALT-H High speed clock stop | - | 7 | 23.6 | μA |
| | IDD2 | HALT | - | 1.3 | 2.0 | mA |
| | IDD3 | CPU 6.78MHz operation Peripherals stop | - | 2.2 | 3.0 | mA |
| | IDD4 | CPU 6.78MHz operation Communication* | - | 15 | - | mA |
| | IDD5 | CPU 6.78MHz operation Power transmission* | - | 20 | - | mA |

* Current consumption depends on the antenna design. The smaller the load resistance, the higher the current consumption. External Transistor is not included.

7. Package dimensions


WQFN40 pin



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

8. Sample circuit



Mandatory Parts List

| Parts Name | Parts Number | Value | Size | Manufacturer | Description |
|----------------|--------------|---------------------|------|-------------------|--------------------------------------|
| Inductor | L1 | 1μH | 2016 | Murata | LQM2MPN Series |
| | L2 | 22000pF | 1005 | Murata | GRM155 Series |
| | L3 | 240nH | 2016 | Murata | LQM2MPN Series |
| Capacitor | C6, C7 | 8pF | 1005 | Murata | GRM155 Series |
| | C12 | 15pF, over 100V | 1005 | Murata | GRM155 Series |
| | C11 | 100pF, over 100V | 1005 | Murata | GRM155 Series |
| | C8, C16 | 100pF | 1005 | Murata | GRM155 Series |
| | C10 | 120pF, over 100V | 1005 | Murata | GRM155 Series |
| | C2, C4 | 0.47μF | 1005 | Murata | GRM155 Series |
| | C1, C3, C5 | 2.2μF | 1005 | Murata | GRM155 Series |
| | C9, C13 | 560pF | 1005 | Murata | GRM155 Series |
| | C14 | 1000pF, DC cut | 1005 | Murata | GRM155 Series |
| | C15 | 1000pF | 1005 | Murata | GRM155 Series |
| Resistor | R1 | 47mΩ | R1 | ROHM | LTR10 Series |
| | R2 | 1MΩ | 1005 | ROHM | MCR01 Series |
| | R3 | 51Ω | 1005 | ROHM | MCR01 Series |
| | R4 | 510Ω | 1005 | ROHM | MCR01 Series |
| MOS Transistor | M1 | NMOS, 30V, 3.5A, 1W | 2928 | ROHM | RQ5E035BN |
| | M3 | NMOS, 60V, 0.25A | 2924 | ROHM | RK7002BM |
| Crystal | X1 | 27.12MHz, 8pF | 2016 | NDK, Kyocera, TXC | NX2016SA, CX2016DB, SMD SEAM SEALING |
| ANT | - | - | - | - | - |

Revision history

| Document No. | Issue Date | Page | | Change contents |
|--------------|------------|------------------|-----------------|-----------------|
| | | Previous Edition | Current Edition | |
| FEDL7661-01 | 2021.10.5 | – | – | First edition |

Notes

- 1) The information contained herein is subject to change without notice.
- 2) When using LAPIS Technology Products, refer to the latest product information (data sheets, user's manuals, application notes, etc.), and ensure that usage conditions (absolute maximum ratings, recommended operating conditions, etc.) are within the ranges specified. LAPIS Technology disclaims any and all liability for any malfunctions, failure or accident arising out of or in connection with the use of LAPIS Technology Products outside of such usage conditions specified ranges, or without observing precautions. Even if it is used within such usage conditions specified ranges, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury, fire or the other damage from break down or malfunction of LAPIS Technology Products, please take safety at your own risk measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. You are responsible for evaluating the safety of the final products or systems manufactured by you.
- 3) Descriptions of circuits, software and other related information in this document are provided only to illustrate the standard operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. And the peripheral conditions must be taken into account when designing circuits for mass production. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, and other related information.
- 4) No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Technology or any third party with respect to LAPIS Technology Products or the information contained in this document (including but not limited to, the Product data, drawings, charts, programs, algorithms, and application examples, etc.). Therefore LAPIS Technology shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
- 5) The Products are intended for use in general electronic equipment (AV/OA devices, communication, consumer systems, gaming/entertainment sets, etc.) as well as the applications indicated in this document. For use of our Products in applications requiring a high degree of reliability (as exemplified below), please be sure to contact a LAPIS Technology representative and must obtain written agreement: transportation equipment (cars, ships, trains, etc.), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems, etc. LAPIS Technology disclaims any and all liability for any losses and damages incurred by you or third parties arising by using the Product for purposes not intended by us. Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters, etc.
- 6) The Products specified in this document are not designed to be radiation tolerant.
- 7) LAPIS Technology has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Technology does not warrant that such information is error-free and LAPIS Technology shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
- 8) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. LAPIS Technology shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
- 9) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act..
- 10) Please contact a ROHM sales office if you have any questions regarding the information contained in this document or LAPIS Technology's Products.
- 11) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Technology.

(Note) "LAPIS Technology" as used in this document means LAPIS Technology Co., Ltd.

Copyright 2021 LAPIS Technology Co., Ltd.

LAPIS Technology Co.,Ltd.

2-4-8 Shinyokohama, Kouhoku-ku, Yokohama 222-8575, Japan
<https://www.lapis-tech.com/en/>