Achtung Internet Explorer-Benutzer: Die ROHM-Website unterstützt IE 11 nicht mehr. Bitte aktualisieren Sie Ihren Browser, um die beste Leistung auf der ROHM-Website zu gewährleisten.
For fixed delay time (built-in counter timer) type reset ICs, will the counter timer continue to count if the voltage is temporarily between VDET+⊿VDET and VDET before the elapse of tPLH and after VDD becomes equal to or higher than the release voltage?
Once reset is cancelled, the count of the countdown timer continues until VDD again falls below the detection voltage VDET. If VDD is between V(VDET+⊿VDET and VDET, since it is not below VDET, the counter timer continues counting.