BR25H040FVT-2C
SPI-BUS, Kraftfahrzeuge, 4 kbit (512x8 Bit), EEPROM

BR25H040-2C ist ein serieller EEPROM der SPI-BUS-Schnittstellenmethode.

Produktdetails

 
Teilenummer | BR25H040FVT-2CE2
Status | Empfohlen
Gehäuse | TSSOP-B8
Einheitenmenge | 3000
Minimale Gehäusemenge | 3000
Gehäusetyp | Taping
RoHS | Ja

Funktionalen Sicherheit:

Kategorie : FS supportive
A product that has been developed for automotive use and is capable of supporting safety analysis with regard to the functional safety.

Spezifikationen:

Series

BR25H-2C

Density [bit]

4K

Bit Format [Word x Bit]

512 x 8

Vcc(Min.)[V]

2.5

Vcc(Max.)[V]

5.5

Circuit Current (Max.)[mA]

4

Standby Current (Max.)[μA]

10

Write Cycle (Max.)[ms]

4

Input Frequency (Max.)[Hz]

10M

Endurance (Max.)[Cycle]

106

Data Retention (Max.)[Year]

100

I/F

SPI BUS

Operating Temperature (Min.)[°C]

-40

Operating Temperature (Max.)[°C]

125

Package Size [mm]

3x6.4 (t=1.2)

Find Similar

Eigenschaften:

・ High speed clock action up to 10MHz (Max.)
・ Wait function by HOLDB terminal.
・ Part or whole of memory arrays settable as read only memory area by program.
・ 2.5V to 5.5V single power source action most suitable for battery use.
・ Page write mode useful for initial value write at factory shipment.
・ For SPI bus interface (CPOL, CPHA)=(0, 0), (1, 1)
・ Self-timed programming cycle.
・ Low Supply Current At write operation (5V) : 1.0mA (Typ.) At read operation (5V) : 1.0mA (Typ.) At standby operation (5V) : 0.1μA (Typ.)
・ Address auto increment function at read operation
・ Prevention of write mistake Write prohibition at power on. Write prohibition by command code (WRDI). Write prohibition by WPB pin. Write prohibition block setting by status registers (BP1, BP0). Prevention of write mistake at low voltage.
・ MSOP8, TSSOP-B8, SOP8, SOP-J8 Package
・ Data at shipment Memory array: FFh, status register BP1, BP0 : 0
・ More than 100 years data retention.
・ More than 1 million write cycles.
・ AEC-Q100 Qualified.